PIC18F2221T-I/SS【PDF 80/110 页】IC PIC MCU FLASH 2KX16 28SSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3871

76页 77页 78页 79页 [80页]81页 82页 83页 84页

2009 Microchip Technology Inc.

DS39689F-page 71

PIC18F2221/2321/4221/4321 FAMILY

SPBRGH

EUSART Baud Rate Generator Register High Byte

0000 0000

57, 216

SPBRG

EUSART Baud Rate Generator Register Low Byte

0000 0000

57, 216

RCREG

EUSART Receive Register

0000 0000

57, 224

TXREG

EUSART Transmit Register

0000 0000

57, 221

TXSTA

CSRC

TX9

TXEN

SYNC

SENDB

BRGH

TRMT

TX9D

0000 0010

57, 212

RCSTA

SPEN

RX9

SREN

CREN

ADDEN

FERR

OERR

RX9D

0000 000x

57, 213

EEADR

EEPROM Address Register

0000 0000 57, 80, 89

EEDATA

EEPROM Data Register

0000 0000 57, 80, 89

EECON2

EEPROM Control Register 2 (not a physical register)

0000 0000 57, 80, 89

EECON1

EEPGD

CFGS

—

FREE

WRERR

WREN

xx-0 x000 57, 81, 90

IPR2

OSCFIP

CMIP

—

EEIP

BCLIP

HLVDIP

TMR3IP

CCP2IP

11-1 1111

58, 107

PIR2

OSCFIF

CMIF

—

EEIF

BCLIF

HLVDIF

TMR3IF

CCP2IF

00-0 0000

58, 103

PIE2

OSCFIE

CMIE

—

EEIE

BCLIE

HLVDIE

TMR3IE

CCP2IE

00-0 0000

58, 105

IPR1

PSPIP(2)

ADIP

RCIP

TXIP

SSPIP

CCP1IP

TMR2IP

TMR1IP

1111 1111

58, 106

PIR1

PSPIF(2)

ADIF

RCIF

TXIF

SSPIF

CCP1IF

TMR2IF

TMR1IF

0000 0000

58, 102

PIE1

PSPIE(2)

ADIE

RCIE

TXIE

SSPIE

CCP1IE

TMR2IE

TMR1IE

0000 0000

58, 104

OSCTUNE

INTSRC

PLLEN(3)

—

TUN4

TUN3

TUN2

TUN1

TUN0

00-0 0000

33, 58

TRISE(2)

IBF

OBF

IBOV

PSPMODE

—

TRISE2

TRISE1

TRISE0

0000 -111

58, 124

TRISD(2)

PORTD Data Direction Control Register

1111 1111

58, 120

TRISC

PORTC Data Direction Control Register

1111 1111

58, 117

TRISB

PORTB Data Direction Control Register

1111 1111

58, 114

TRISA

TRISA7(5)

TRISA6(5)

PORTA Data Direction Control Register

1111 1111

58, 111

LATE(2)

—

PORTE Data Latch Register

(Read and Write to Data Latch)

---- -xxx

58, 123

LATD(2)

PORTD Data Latch Register (Read and Write to Data Latch)

xxxx xxxx

58, 120

LATC

PORTC Data Latch Register (Read and Write to Data Latch)

xxxx xxxx

58, 117

LATB

PORTB Data Latch Register (Read and Write to Data Latch)

xxxx xxxx

58, 114

LATA

LATA7(5)

LATA6(5)

PORTA Data Latch Register (Read and Write to Data Latch)

xxxx xxxx

58, 111

PORTE

—

—RE3(4)

RE2(2)

RE1(2)

RE0(2)

---- xxxx

58, 123

PORTD(2)

RD7

RD6

RD5

RD4

RD3

RD2

RD1

RD0

xxxx xxxx

58, 120

PORTC

RC7

RC6

RC5

RC4

RC3

RC2

RC1

RC0

xxxx xxxx

58, 117

PORTB

RB7

RB6

RB5

RB4

RB3

RB2

RB1

RB0

xxxx xxxx

58, 114

PORTA

RA7(5)

RA6(5)

RA5

RA4

RA3

RA2

RA1

RA0

xx0x 0000

58, 111

TABLE 6-2:

REGISTER FILE SUMMARY (PIC18F2221/2321/4221/4321) (CONTINUED)

File Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on

POR, BOR

Details on

page:

Legend:

x = unknown, u = unchanged, — = unimplemented, q = value depends on condition

Note

The SBOREN bit is only available when the BOREN<1:0> Configuration bits = 01; otherwise, it is disabled and reads as ‘0’. See

Section 5.4 “Brown-out Reset (BOR)”.

These registers and/or bits are not implemented on 28-pin devices and are read as ‘0’. Reset values are shown for 40/44-pin devices;

individual unimplemented bits should be interpreted as ‘-’.

The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as ‘0’. See Section 3.6.4 “PLL in

INTOSC Modes”.

The RE3 bit is only available when Master Clear Reset is disabled (MCLRE Configuration bit = 0); otherwise, RE3 reads as ‘0’. This bit is

read-only.

RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes.

When disabled, these bits read as ‘0’.

Bit 7 and bit 6 are cleared by user software or by a POR.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式